Abstract-An evaluation of the gate capacitance of a field-effect transitor (FET), whose channel length and width are several ten nanometer, is a key point for sensors applications. However, experimental and precise evaluation of capacitance in the attofarad range or less has been extremely difficult. Here, we report an extraction of the capacitance down to 0.55 aF for a Si FET with a nanoscale wire channel, whose width and length are 15 and 50 nm, respectively. The extraction can be achieved by using a combination of four kinds of measurements: current characteristics modulated by double gates, random-telegraph-signal noise induced by trapping and detrapping of a single electron, dielectric polarization noise, and current characteristics showing Coulomb blockade at low temperature. The extraction of such a small gate capacitance enables us to evaluate electron mobility in a nanoscale wire by using a classical model of current characteristics of an FET.
I. INTRODUCTION

S
EMICONDUCTOR nanowire (NW) field-effect transistors (FETs) are of great interest for future electronic devices with high performance [1] - [3] , low power consumption [4] , as well as chemical sensors [5] - [7] . Meanwhile, an evaluation of a gate capacitance of such an NW FET is extremely important for an extraction of intrinsic carrier mobility in the NW from the viewpoint of device applications and for an estimation of charge detected by the FET used as the chemical sensor. Interestingly, carrier mobility in a p-type Si NW was evaluated [1] to be as high as 1350 cm 2 /V·s, an order of magnitude larger than that in a bulk Si, from a capacitance estimated geometrically. However, since following studies have reported the mobility in longer Si NWs close to bulk values [8] , [9] , more precise evaluation of the capacitance to estimate an accurate mobility is required. It is extremely challenging due to its small value in the attofarad range or less, which is usually masked by much larger parasitic capacitances in the picofarad range or larger. Although an optimization of a capacitance bridge allowed direct evaluation of capacitance (300 aF) of a 700-nm-long NW, its measurement was carried out at 200 K [8] . Moreover, an evaluation of a capacitance of several ten-nanometer-long NWs has not been reached. Room temperature measurement was carried out by using hundreds of 300-nm-long Si NWs connected in parallel in order to increase the capacitance and to evaluate the averaged capacitance among a lot of Si NWs [9] . Recently, new emerging techniques for the evaluation of capacitances in the attofarad range were reported: a scanning microwave microscope [10] and noise analysis [11] , [12] , However, each technique has inevitably uncertainties in the attofarad range, which urges extra analysis of those feasibility by comparison with several independent techniques.
Recently, ultralow-noise Si NW chemical FETs (CHEMFETs) with elementary charge sensitivity have been demonstrated [13] . It opens the door to a metrological approach for the electrical detection of single ions and molecules. Here, we use these ultralow-noise Si NW CHEMFETs to evaluate gate capacitances using four kinds of measurements: current (I) characteristics modulated by double gates, random telegraph signal (RTS) induced by trapping and detrapping of a single electron, dielectric polarization (DP) noise, and current characteristics showing a behavior of a single-electron transistor (SET) at low temperature.
II. EXPERIMENTAL
A. Device Description
The CHEMFETs were analyzed in two ways to modulate current characteristics: a single gate (back gate) and double gates (electrolytic and back gates), as shown in Fig. 1(a) and (b) , respectively. The devices were fabricated by using a p-type (boron concentration 10 15 cm −3 ) silicon-on-insulator (SOI) wafer, whose oxide thickness t ox between the channel and substrate used for a back gate was 400 nm. The channel formed on the SOI layer was locally constricted for the Si NW and oxidized for the formation of an upper oxide layer, whose thickness was 40 nm. Thickness ψ, width W, and length L of the Si NW were approximately 15, 15, and 50 nm, respectively. The measured current characteristics were dominated by the constriction, i.e., Si NW [14] . Such a small wire channel makes the MOSFET useful as a high-charge-sensitivity electrometer 
with single-electron resolution at room temperature [13] - [16] . Next, platinum electrodes and 300-μm-thick microbaths made of polymerized resist were formed for an electrolytic gate [13] . An optical and atomic force microscope (AFM) images of the device are shown in Fig. 1(d) and (e), respectively. Single-and double-gate operation of the CHEMFET can be carried out when the microbath is filled with N 2 and aqueous electrolyte, respectively. Previously, we have shown that the capacitance (C ug ) between the electrolytic gate and channel is determined only by the oxide surrounding the Si NW. Indeed, C ug is composed of an electrolytic double-layer capacitance in series with the upper oxide capacitance. The latter one dominates C ug due the higher dielectric constant of water compared to SiO 2 and to the thick upper oxide layer (40 nm) [13] . Therefore, this study can be adapted to NW FET with any type of double gates, e.g., gates made of polycrystalline Si and metal.
B. Finite-Element-Analysis Simulation (Comsol)
For basic information, we first evaluate the gate capacitances from the integral of the electric energy density simulated a finiteelement analysis (FEA) using COMSOL. Quantum Si NW capacitances, in series with gate oxide capacitance, are neglected due to the thick SiO 2 in our device. Capacitances are therefore determined by the device dimensions and dielectric constants. Fig. 1(f) and (g) shows the cross-sectional views of electrical potential in the single-or double-gate configuration, respectively.
C bg in the single-gate configuration and C ug in the doublegate configuration are evaluated to be 0.76 and 3.1 aF, respectively. This method is useful for the rough estimation of the capacitance.
C. Double-Gate Configuration
The first experimental approach takes advantage of a benefit originating from the double-gate configuration. In the doublegate operation of the CHEMFET, electron channels are induced either at a top or bottom of the Si NW, hereafter, referred to front or back channels, according to upper-gate voltage (V ug ) applied to the electrolytic-gate and back-gate voltage (V bg ) applied to the back gate [see Fig. 1 (c)], respectively, as shown in the insets of Fig. 2(b) . In this case, we must consider capacitance C Si formed between the top and bottom of the Si NW, as shown in Fig. 1(b) . Although C Si can be basically given by ε Si WL/t Si , where ε Si is the dielectric constant of Si, we must arrange it according to the channel configuration [17] . In the back channel configuration, we must consider that there are C Si and C ug between the upper gate and electron channel, which means that effective capacitance C ugSi between them can be given by C ug · C Si /(C ug + C Si ). Although the front-channel configuration requires the same consideration, we can ignore it because C bg is much smaller than C Si . Taking Γ f given by -C bg /C ug in the front-channel configuration and Γ b given by -C bg /C ugSi in the back-channel configuration, we can get the following equations that make no assumption for C bg and C ug :
where Γ f and Γ b can be obtained experimentally from I-V ug characteristics measured at different V bg values, as shown in Fig. 2 (a). Fig. 2 (b) shows change in V ug when I becomes 10 nA at various V bg 's. The two different slopes were confirmed: one slope of -0.075 at positive V ug corresponds to Γ f , and the other of -0.137 at negative V ug corresponds to Γ b . Then, we can evaluate C Si , C ug , and C bg to be 5.27, 4.36, and 0.32 aF, respectively, using (1). The double-gate operation provides the precise evaluation of a ratio between C ug and C bg . The estimation of the Si NW size is also accurate. Therefore, we can derive capacitances by using (1).
D. Random Telegraph Signal
The second experimental approach is based on a discrete change ΔI in current called RTS induced by a single electron trapped and detrapped between the channel and a defect in the oxide layer (not a Si dot in the channel).
Typical examples of the RTS are shown in Fig. 3 (a) and (b) (an example of power spectrum is shown in appendix). It should be emphasized that the shift of I-V ug characteristics induced by electron trapping does not depend on a trap position in the oxide [11] . This is because a distance between the channel and trap is much smaller than oxide thickness, and also because a Debye screening length in an undoped Si NW is much larger than device dimensions. Therefore, ΔI can become a metrological tool for the evaluation of a gate capacitance by using the following equation [11] :
where q * is an effective charge of a trapped electron. C g stands for C ug or C bg , depending on the use of double-gate or singlegate configuration, respectively, to avoid writing twice equations. This simplicity of the expression is adapted to a transconductance gm instead of gm ug = ∂I/∂V ug and gm bg = ∂I/∂V bg . The q * /C g corresponds to the shift of I-V ug or I--V bg characteristics induced by an electron trapping. Previously, we derived that q * /q was given by 2ε SiO2 /(ε SiO2 + ε Si ) ≈ 0.5 in the subthreshold region and that it decreased with gate voltage due to increased screening effect caused by electrons in the channel [11] (see comments in the Appendix). Experimentally, an average q * /q can be obtained to 0.37 from the RTS, especially at gate voltage corresponding to the highest transconductance. From Fig. 3(a) and (b), we can evaluate gm bg , gm ug , ΔI bg , and ΔI ug to be 1 nS, 6 nS, 90 pA, and 50 pA, respectively. As a result, we can evaluate C bg and C ug to be 0.67 and 7.2 aF, respectively. The advantage of this technique is that ΔI and gm can be precisely given and that we do not need any assumption on device dimensions.
E. DP Noise
The third approach to evaluate the capacitance uses an analysis of the DP noise [13] , [18] . This noise is below the RTS noise. Therefore, it can only be measured for devices without traps or when RTS resonant frequency is out of the window of frequencies used for 1/f noise estimations (1-100 Hz). Equation (3) is obtained from fluctuation-dissipation theorem, which extends the Johnson-Nyquist noise equation to complex impedance [19] (see supplementary information, methods). It concerns only ultralow-noise devices (as in this study) and is due to the thermal fluctuation of dipoles in the oxide as, illustrated in Fig. 4(a) inset (cross-sectional view of the device)
where S v is a power spectrum density of voltage noise referred to the gate. It is obtained experimentally from S I /gm 2 , where S I is a measured power spectrum density of current noise. k is the Boltzman constant, T is the temperature, and tgδ is the dielectric loss of the gate oxide. The typical value [20] of tgδ of SiO 2 is 3.8 × 10 −3 . The S v of the Si NW in the single-and doublegate configurations are shown in Fig. 4(a) for a device different from the one corresponding to Fig. 3 . They follow 1/f law and flat characteristics originating from Johnson-Nyquist noise. As expected from (3), S v in the 1/f range at lower frequency is independent of gate voltage [see Fig. 4(b) ]. From (3), using the average values of S v indicated by lines in Fig. 4(b) over V ug and V bg , C ug and C bg are evaluated to be 9.68 and 0.48 aF, respectively.
F. Single-Electron Transistor at Low Temperature
The fourth experimental approach for a capacitance evaluation is based on SET characteristics at low temperature. The mechanism of the formation of tunnel barriers is expected to be a combination of two effects: quantum confinement due to the small dimensions of the NW (increase of energy level) and decrease of energy level at the Si NW center due to stress effect. Thanks to Coulomb blockade originating from the small structure of the Si NW, an oscillation in I-V g (V ug or V bg ) characteristics with a period of ΔV g given by the following was observed:
From Fig. 5(c) and (4), we can evaluate C bg to be 0.2 aF with a metrology precision. Although C ug composed of the electrolytic gate cannot be evaluated at low temperature, we can estimate it to be 2 aF from the devices with the same structure except for a polysilicon upper gate [21] , which is also consistent with the ratio C ug /C bg obtained previously.
III. DISCUSSION
A. Summary of all Techniques
We have used these four approaches to evaluate gate capacitance of five CHEMFETs, as summarized in Fig. 6(a) and (b) .
All evaluated values for all devices are within an order of magnitude fairly acceptable, which supports that all approaches are feasible and useful. Among the various studied methods, RTS and double-gate techniques may be preferred because they give similar ratio of C ug /C bg with small dispersion from device to device. Gate capacitance measured for SETs may be smaller than that of Si NW at room temperature due to the reduced channel length, although a complete study with temperature dependence of SET/Si NW capacitances may be required to conclude on this hypothesis. Average capacitances obtained from RTS as an upper limit and from double gates I-V as a lower limit are shown in Fig. 6(c) (when data for a device are missing, averaged value on other devices is selected instead). The fluctuation of capacitance is within 33%. The comparison with the FEA methods also supports this feasibility, as shown in Fig. 6(c) .
B. Estimation of the Mobility
Next, we evaluated carrier mobility in a 50-nm-long Si NW by using gate capacitance obtained previously, considering the average between RTS and double-gate technique. Fig. 7(a) shows I-V bg and I-V ug characteristics without and with electrolyte in the microbath, respectively. The electrolyte was NaCl droplet, whose concentration was varied from 100 μM to 1 M. Fig. 7(b) shows enlarged I-V ug characteristics for clarity of the effect of NaCl concentration. The difference in slopes between with and without electrolyte is related to the difference in capacitances between back-gate and front-gate oxide, as explained previously. Good fits of the I-V curves were obtained by using 
where μ is the mobility, μ 0 is the mobility at low transverse electric field, and Θ is the constant to account for the reduction of mobility with transverse electric field. Good fits give μ of 74 cm 2 /V·s and Θ of 17 V in single-gate configuration (without electrolyte), and μ of 71.5 cm 2 /V·s and Θ of 1.7 V in two gates configuration (with electrolyte).
Averaged mobility obtained over the measured devices is 68 cm 2 /V·s. Due to the higher threshold voltage of the narrow constriction, series resistance related to large Si pads may be negligible. However, a more sophisticated equation may be required for precise simulation of I-V characteristics in such nanometric transistors, including increase of barrier height at source/drain. It should be noted that the mobility does not vary with NaCl concentration regardless of a shift of current characteristics according to NaCl concentration [13] and that the values of μ 0 of the five devices are much smaller than that of a bulk Si. Since the fluctuation of mobility among the five devices has direct correlation to neither DP nor RT noise, they would not be at the origin of the reduction in the mobility. Possible reasons why the mobility in a Si NW is so small are that there are potential fluctuations in the Si NW or that electrons scatter at the surface of the Si NW.
IV. CONCLUSION
In summary, we have used several techniques to evaluate subaF gate capacitance of a CHEMFET with a Si NW channel. A fluctuation of gate capacitance given by each technique is within 33%, which supports that all techniques are feasible. From evaluated gate capacitance of the CHEMFET with a 15-nm-wide and 50-nm-long channel, electron mobility in the channel at low-transverse field is estimated to be 68 cm 2 /V·s. This study gives a reference in mobility for other studies and opens door to a metrological study of Si NW CHEMFETs used for electrical detection of a small number of molecules.
APPENDIX
Device Fabrication
The nanoscale MOSFETs were fabricated on an SOI wafer. First, a narrow constriction sandwiched between two wider (400-nm-wide) channels was patterned on the 30-nm-thick top Si layer (p-type, boron concentration of 10 15 cm −3 ). The length and width of the constriction channel were 30 and 60 nm, respectively [see Fig. 1(c) ]. The patterning was followed by thermal oxidation at 1000
• C to form a 40-nm-thick SiO 2 layer around the channel. This oxidation process reduced the size of the constriction to about 15 nm, giving a final channel dimension of 15 × 50 nm. Then, we implanted phosphorous ions outside the constriction, 5 μm away from it using a resist mask, to form highly doped source and drain regions. Aluminum electrodes were evaporated on these source and drain regions. Finally, 100-nm-thick Pt electrodes were evaporated by using a resist mask and 300-μm-thick microbaths were also fabricated by optical lithography before a polymerization stage at 180
• C for 2 h.
Electrical Measurements
Electrical measurements were performed at room temperature in a glove box with a controlled N 2 atmosphere (<1 ppm of O 2 and H 2 O). For noise measurements, drain voltage V d (usually 50 mV) and back-gate voltage (<8 V) were applied with an ultralow-noise dc power supply (Shibasoku PA15A1 when V bg < 8 V or Yokogawa 7651 when V bg > 8 V). The source current was amplified with a DL 1211 current preamplifier supplied with batteries. RTS data and noise spectra were acquired with an Agilent 35670 dynamic signal analyzer. A detailed protocol is published in [22] . For standard I-V characteristics, a semiconductor parameter analyzer agilent 4156 C was used.
Trap Effective Charge q * in (2) (RTS)
When a charge q is located in material 1 (e.g., SiO 2 ) with a relative permittivitty ε 1 , close to the interface of material 2 (e.g., Si) with a different relative permittivity ε 2 , an image charge q(ε 1 − ε 2 )/(ε 1 + ε 2 ) exists in the material 2. Therefore, far from the interface (e.g., gate), an effective trap charge q * = 2qε 1 /(ε 1 + ε 2 ) is observed. When an accumulation of electrons exists in the channel due to capacitive coupling with the gate, the dielectric constant of material 2 is increased and we get the following: Fig. 3(a) ].
where C g is the gate capacitance, t acc is the accumulation layer thickness, ε 0 is the vacuum dielectric permittivity, W and L are the width and length of the NW, respectively, V g is the gate voltage, and Vth is the flat-band voltage. In a previous study [11] , it was considered that the Debye screening length of the lowdoped Si is very large ( 100 nm) compared to Si thickness (15-nm-thick SOI, and therefore, ε 2 ≈ ε 1 in (6). This is a firstorder approximation valid in 2-D and enough for the aim of that paper. In a 3-D approach, screening can also be done by the wide Si contact leads (400 nm) and therefore (6) should be used as it is. In the case of SiO 2 and Si NW, the prefactor in (6) is 0.5. By comparison with other technique, the 3-D approach seems appropriate, and therefore, the dielectric constant should be taken into account for RTS amplitude analysis. An example of gate voltage dependence of q * with V g is shown in [11] .
Power Spectrum Noise When RTS Frequency is in the Window 1 Hz-1 kHz
DP noise leads to 1/f noise and RTS to Lorentzian spectrum (flat spectrum below the resonant frequency and 1/f 2 above). For this reason, when the resonant frequency of RTS is in the same bandwidth, as the measured DP noise, we cannot measure precisely DP noise buried below the RTS noise. On the opposite, some devices do not have defects (traps) near the Si NW, and therefore, RTS cannot be observed. Therefore, in Fig. 6 (summary for several devices), some data points are missing. For example, DP noise for back gate of device 5 (corresponding to RTS of Fig. 3(a) ] cannot be obtained precisely (see Fig. 8 ) although 1/f noise is still distinguished below the Lorentzian noise.
DP Noise [See (3)]
Considering the impedance Z = (j·2π·C·f) −1 of the gate capacitor with C = C g − jC g and tgδ = C g /C g , the extension of thermal Nyquist noise for a complex impedance (fluctuationdissipation theorem) leads to
